Regviz

NXP Semiconductors /LPC5410x /DMA /ENABLESET0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ENABLESET0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC5410x/DMA/ENABLESET0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0ENA0RESERVED

Description

Channel Enable read and Set for all DMA channels.

Fields

ENA

Enable for DMA channels. Bit n enables or disables DMA channel n. 0 = disabled. 1 = enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data